Ahmet Faruk Çolak

22102104

Lab 2: Introduction to VHDL

• How does one specify the inputs and outputs of a module in VHDL?

Specifying inputs and outpust is doing with "constraint file" which is in our umbrella file.



For example, in this picture, input is V14 switch and the output is LED0. If I change LED0 to LED8 for instance, V14 does not control LED0 anymore, but control LED8.

• How does one use a module inside another code/module? What does PORT MAP do?

Modules are very helpful to build a complete code because one module can be used into another module and this makes lifes easier, basically.

Port Map, is a guidance about which input is connected which output and helps us to find our way in our FPGA card, basically. We define something input/output and then do some exercise according to our definings, this is actually very important.

• What is a constraint file? How does it relate your code to the pins on your FPGA?

- Constraint file sets which input/output in the VHDL code connects to which pin in FPGA. It typically with the extension .xdc, plays a crucial role in bridging the gap between VHDL code and the physical pins on your FPGA. It acts as a set of instructions for the synthesis and implementation tools, guiding them on how to map design onto the available resources of the FPGA.

• What is the purpose of writing a testbench?

- There may be many purposes but in the perspective of this lab, the goal is debugging and see which parts are problematic.
- Debugging isolates issues by allowing controlled testing of specific parts of the circuit.
- Helps pinpoint the source of unexpected behavior by analyzing input-output relationships.

1) Modify the code submodule1.vhd line 14, 15 and 16. Change the logic gates to the corresponding gates given in the table below.

```
begin

o_output_byte(0) <= i_input_byte(0) or i_input_byte(1);

o_output_byte(1) <= i_input_byte(2) and i_input_byte(3);

o_output_byte(2) <= i_input_byte(4) nand i_input_byte(5);

o_output_byte(5 downto 3) <= "010";

o_output_byte(7 downto 6) <= (others => '0');
```

```
end Structural_sub1;
```

2) This is all errors:

- Vivado Commands (1 critical warning)
 - ✓ ➡ General Messages (1 critical warning)
 - IRuns 36-271] Incremental checkpoint part, xc7a35tcpg236-1, does not match run part, xc7a12ticsg325-1L.
- 🗠 📬 Synthesis (3 errors)
 - [Synth 8-36] 's_ouput_1' is not declared [top_module.vhd:36]
 - () [Synth 8-9114] actual of formal out port 'o_output_byte' cannot be an expression [top_module.vhd:36]
 - () [Common 17-69] Command failed: Synthesis failed please see the console or run log file for details

1- 's_ouput_1' is not declared There is a simple typo, it should be 's_output_1'

2- The parts coming after "sub_module1_2" do not matches each other. I changed "sub_module1" to sub_module1_2_the_beast"



3- Also, there is an error about defining "sub_module_2_1" I re-define its inside.



"}" sign is missing on the left hand sided screenshot, then i fixed it.



At the beginning, another FPGA card is selected in IDE, but BASYS 3 should be selected. I fixed it.

6-

LEDs
<pre>set_property PACKAGE_PIN V14 [get_ports {o_LED[0]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[0]}]</pre>
<pre>set_property PACKAGE_PIN E19 [get_ports {o_LED[1]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[1]}]</pre>
<pre>set_property PACKAGE_PIN U19 [get_ports {o_LED[2]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[2]}]</pre>
<pre>set_property PACKAGE_PIN V19 [get_ports {o_LED[3]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[3]}]</pre>
<pre>set_property PACKAGE_PIN W18 [get_ports {o_LED[4]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[4]}]</pre>
<pre>set_property PACKAGE_PIN U15 [get_ports {o_LED[5]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[5]}]</pre>
<pre>set_property PACKAGE_PIN U14 [get_ports {o_LED[6]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[6]}]</pre>
<pre>set_property PACKAGE_PIN U16 [get_ports {o_LED[7]}]</pre>
<pre>set_property IOSTANDARD LVCMOS33 [get_ports {o_LED[7]}]</pre>

Highlighted pins should be switch each other, according to manuel of the BASYS 3.

3)...In your report, include example photos of your working FPGA (Photos of 5 different inputs/outputs are acceptable).





4)...Include a screenshot of the waveform in your report (for 8 inputs there should be all 256 combinations in the waveform).

SIM	IULATION - B	ehavior	al Simulati	on -	Fund	tion	al-s	sim_	1 - n	nyte	estb	encł	ı																															
	mytestbeng		×Unt	itled	3	×																																						
Scope	Q. 💾	Đ,	Q 50	X		→ [I		⊧I	1 -1	e 1	žr.	1.	e l	Г÷		۰ſ	1 -	r I	×																								
es									, .	_	- 1	_			1.		~1	I	. 1		"																							2,56
Sourc	Name		Value																																									
-		ov[7:0	00	1 M	Ŵ	Ŵ	Ŵ	1,4	00.0		ns	Ŵ	ŴŴ	1, NV	600	.00 ////	0 n	s MM		Ŵ	1,80	00.00 WW		ns	Ŵ	ŴŴ	2,0	000. WW		ns	M	~~~	2,2	00. ////	000	ns WV	w	ŴŴ	2,	400	-000) ns	ww	
		_sw[7.0	0	W	wv	ww	wv	ww	ww	M	-	wv	w	W	w	vw	W	wv	wv	ww	ww	M	M	w	wv	ww	M	wv	w	w	wv	vvv	<u>w</u>	wv	ww	M	MM.	ww	MV.	w	ww	M	ww	
	1 6	1	0																														-						+			+		
jects	16 [5]]	0											Г																				Г		╞						╈		
8	16 [4]	0																															1										
nces	16 [3]]	0																																									
Insta	16 [2]]	0																																									
toco	18 [1]]	0						Ц				Ц									Ц					Ц	Ц					Ц					Ц	_					
Prot	10 [0]	0	A.	Щ						Ш		<u>II</u>	AAC						Щ		Щ		500			Ш			Щ			Щ			Щ		<u>U</u> L	007	ų.				
	✓ ♥ signal	_led[7:0	c7	W	μ.)		λ <u>-</u> λ	1-1	٨ŀ	<u>X-X</u>	-11	<u>٨-۸</u>	·.\.)	Ŵ	50		Ϋ́	(-)	Ŵ	0.	<u>X-X</u>	W-	γ-γ	Ŵ	-λ-	<u>λ-γ</u>	٨·	<u>X-X-</u>	Ŵ	÷		v)	40	w.	<u>X-X</u>	-11	<u>X-X</u>	<u>•) •)</u>	Ŵ	·	-11	44	·λ·λ	
	14 IG	J 1	1								+			+-			+										-									-			+			-		
	14 (S	1	0																																									
	10 [4	1	0							1				F																h					1									
	6 [3]]	0						İ	T				T	T				T	٦									T	h				Ē	Τ					T				
	1 6 [2]]	1												Γ																													
	10 [1]]	1								Π								Τ			L														Π								
] [0]]	1														Ц																									Ш		

Test bench code:

```
22 | library IEEE;
23 | use IEEE.STD LOGIC 1164.ALL;
24 | use IEEE.NUMERIC_STD.ALL;
25
26 \dot{\ominus} entity mytestbench is
27 -- Port ();
28 🔶 end mytestbench;
29
30 \ominus architecture Behavioral of mytestbench is
31 🖯 component top_module
32
      Port (
33 i
           i sw : in STD LOGIC VECTOR (7 downto 0);
           o LED: out STD_LOGIC_VECTOR (7 downto 0)
34 !
35 ¦
           );
36 🛆
            end component;
37 1
38 !
       signal signal sw : STD_LOGIC_VECTOR (7 downto 0) :=(others => '0');
39 ¦
        signal signal_led : STD_LOGIC_VECTOR (7 downto 0);
40
41 | begin
42 🖓 UUT: top_module port map(
43 ¦
       i_sw => signal_sw,
44 i
       o LED => signal led
45 🖨
       );
46 ¦
47 🖯
       stim proc: process
       begin
48
49
50 🖯
           for i in 0 to 255 loop
51
               signal sw <= STD_LOGIC_VECTOR (to unsigned(i,8));</pre>
52
                wait for 10ns;
53 🗀
            end loop;
54 🛆
       end process stim proc;
55
56 !
57 🛆 end Behavioral;
```

5) RTL (please zoom in):



Synthesized Design:



Implemented Design:



Synthesized Design: "What" my design does. It explains the circuit basically.

Implemented Design: "How" my design is done on the specific FPGA. It explains circuit much detailed.

Waveform is generated according to implemented design.